TRIBHUVAN UNIVERSITY 26 INSTITUTE OF ENGINEERING **Examination Control Division** 2075 Ashwin

Evom		Back	
L'Yam.	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

- \checkmark Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt <u>All</u> questions.
- \checkmark The figures in the margin indicate **Full Marks**.
- ✓ Assume suitable data if necessary.

	C	[6]
1.	Explain the Interconnection structures of computer.	[8]
2	Write codes for given operation using zero, one, two and three address instruction format.	[0]
2	Differentiate between RISC and CISC architecture.	[6]
3.	Differentiate octween Rise and the sequencer for a control memory and explain it.	[10]
4.	Draw the diagram of Micro-programmed sequencer for a standard	[10]
5.	Explain six stage instruction pipeline with example.	
6.	Explain Booth's multiplication algorithm for signed 2's complement numbers in details with a suitable example and give the hardware requirements diagram.	[10]
-	Differentiate between restoring and non-restoring division.	[6]
1.	Differentiate between restoring the next of cache design and also explain the various	
8.	Explain the various types of elements of cache design and disc enpland and mapping techniques used in cache with example.	[4+6]
9.	Why ILO processor is needed in ILO organization? Explain the CPU-IOP communication	[3+7]
	with diagram.	۲ 4 ٦
1(). Write down the characteristics of multiprocessors.	[יי]

26	TRIBHU	VAN UNIVER	SITY
INS	FITUTE C	F ENGINE	ERING
Exami	ination	Control	Division
	2074	Chaitra	

Exam.		Regular	
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT603)

 \checkmark Candidates are required to give their answers in their own words as far as practicable.

✓ Attempt <u>All</u> questions.

-

✓ The figures in the margin indicate Full Marks.

✓ Assume suitable data if necessary.

 1.	Draw instruction cycle, state diagram with interrupt and explain it.	[6]
 2.	Write down the need for addressing modes. Explain the various addressing modes with example.	[8]
 3.	Write the arithmetic statement	
	$X = (P+Q) \times (R+S)$ using zero, one, two and three address instruction format	[8]
4.	Compare and contrast between hardwired and microprogrammed control unit. Explain the micro program sequencer used in microprogrammed control unit.	[4+6]
5.	What is pipeline? How performance of computer is increased using pipelining? Explain with example.	[2+6]
6.	Perform multiplication - 7×3 using booth algorithm.	[6]
7.	Explain the process of floating point number addition and subtraction with flowchart and example.	[10]
8.	Write down the characteristics of memory system. Suppose main memory has 32 blocks and cache memory has 8 blocks when 12 blocks of main memory are used, show how mapping is performed in direct mapping.	[4+6]
9.	Explain I/O Interface. Compare programmed I/O, Interrupt driven I/O and direct memory access (DMA).	[2+8]
10	. Explain various configurations of OS in multiprocessor system.	[4]
10	. Explain through the g	

37 TRIBHUVAN UNIVERSITY INSTITUTE OF ENGINEERING Examination Control Division 2073 Shrawan

Exam.	New Back (2066 & Later Batch)				
Level	BE	Full Marks	80		
Programme	BEX, BCT	Pass Marks	32		
Year / Part	III / I	Time	3 hrs.		

Subject: - Computer Organization and Architecture (CT603)

- \checkmark Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt <u>All</u> questions.
- ✓ The figures in the margin indicate Full Marks.

✓ Assume suitable data if necessary.

1.	What do you mean by interconnection structure? Explain different types of interconnections indeed required in Computer Architecture.	[2+4]
2.	Write a code for $Y = A^{*}(B+D/C) + (G^{*}E)/F$ using three addresses, two address, one address and zero address instruction format.	[8]
3.	Following instructions are given:	[10]

- i) LDA 2000H
- ii) MVI B, 32H
- iii) STAX D
- iv) MOV A, B

Which addressing modes are used in the above instructions? Explain briefly about them.

4.	Explain microinstruction format used in microprogramming Control unit and write micro	56147
	program for fetch cycle.	[0+4]
5.	Explain in detail how the arithmetic pipeline increases the performance of a system.	[7]
6.	"RISC has the ability to use efficient instruction pipeline". Justify the statement.	[3]
7.	Explain signed binary division algorithm. Use the non-restoring division algorithm to	
	devide 15 by 4.	[8]
8.	Explain floating point addition and subtraction algorithm with example.	[6]
9.	Describe how set associative mapping combines the feature of direct and associated	
	mapping technique. Explain different write policy techniques in cache memory.	[5+3]
10.	Why input-output processor is needed in an input-output organization? How does a computer know which device issued the interrupt; if multiple devices, how does the	
	selection take place?	[5+5]
11.	Describe how the multiprocessor systems increase the performance level and reliability.	[4]

36	TRIBHUVAN UNIVERSITY	Exam.		Regular	
INSTI	TUTE OF ENGINEERING	Level	BE	Full Marks	80
Examin	ation Control Division	Programme	BEX, BCT	Pass Marks	32
2072 Chaitra		Year / Part	III / I	Time	3 hrs.

- \checkmark Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt <u>All</u> questions.
- ✓ The figures in the margin indicate **Full Marks**.
- ✓ Assume suitable data if necessary.

1.	Define computer architecture and computer organization. How can we maintain a performance balance between processor and memory? Discuss the limitations of using single bus system to connect different devices in any given system.	2+2+21
2.	What do you mean by instruction format? Write codes for given operation using 3-,2-,1- and 0- address instruction format.	[4+8]
	X = (A - B * F) * C + D/E	
3.	Differentiate between RISC and CISC.	[6]
4.	What factors cause micro-programmed control unit to be selected over hardwired control unit. Explain with relevant block diagram, how address of control memory is selected in micro-programmed control unit.	[3+7]
5.	Describe Flynn's classification. Explain control pipeline hazard and its solutions.	[4+6]
6.	Explain Booth's multiplication hardware algorithm with diagram. Multiply -5×-9 using Booth's multiplication algorithm.	[5+5]
7.	Draw the flowchart for division of floating point numbers.	[4]
8.	Draw the memory hierarchy. Explain direct cache mapping with its merits and demerits	[2+6]
9.	Differentiate between Isolated I/O and Memory-mapped I/O. Describe DMA controller with suitable block diagram.	[4+6]
10.	Discuss about inter process synchronization with the suitable mechanism?	[4]

TRIBHUVAN UNIVERSITY 36 INSTITUTE OF ENGINEERING **Examination Control Division** 2072 Kartik

Exam.	SNGVABACKE	066 Schater	Batch
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	Ш/1	Time	3 hrs.
			fallen det ne

Subject: - Computer Organization and Architecture (CT603)

Candidates are required to give their answers in their own words as far as practicable.

- Attempt All questions.
- The figures in the margin indicate <u>Full Marks</u>. Assume suitable data if necessary.

1.	Differentiate between computer architecture and computer organization. Explain the computer functions with different cycles.	[3+3]
2.	Write a code for $Y = (A+B)^*(C+D)+G/E^*F$ using three address, two address one address and zero address instruction format.	[8]
3.	Mention the different types of addressing mode and compare each other.	[10]
4.	Explain the address sequencer with the help of a block diagram. Explain about microinstruction format in detail.	[5+5]
5.	Define pipeline and explain its types. Describe different pipeline hazards with example.	[4+6]
6.	Draw the flowchart for restoring division method	。[4]
7.	Explain Booth multiplication algorithm. Multiply -6×12 using Booths algorithm.	[4+6]
8.	Draw the memory hierarchy. Explain Associative Cache Mapping with example.	[2+6]
9.	What are the different types of priority interrupt? Explain the communication between CPU and IOP with necessary block diagram.	[4+6]
10.	. Explain about multiprocessor and multiprocessing in brief.	[4]

10 01

[i0]

[4]

36 TRIBHUVAN UNIVERSITY INSTITUTE OF ENGINEERING Examination Control Division 2071 Chaitra

Exam.	Re	gular	
Level	BE F	ull Marks	80
Programme	BEX, BCT P	ass Marks	32
Year / Part	Ш/І [Т	ime	3 hrs.

Subject: - Computer Organization Architecture (CT603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- Attempt <u>All</u> questions.
- The figures in the margin indicate <u>Full Marks</u>.
- Assume suitable data if necessary.

1.	What are the major differences between computer architecture and computer organization?
	What does the width of data bus and address bus represent in a system? Why is bus hierarchy
÷ .	required?
1	그는 것이 같은 것 같은 것은 것을 많은 것 같아요. 이 가장 것이 있는 것이 없는 것이 같이 많이 없는 것 같이 없는 것 같이 없는 것 같아요. 이 가장 있는 것 같아요. 이 가장 있는 것 같아요.

 Explain the general organization of register in CPU. Describe the operation of LD (load) instruction under various addressing modes with syntax. [6+4]

3. What are the different types of instructions? How can you perform X = (A+B) × (C+D) operation by using zero, one, two and three address instruction format. Assume A, B, C, D, X are memory address. [3+5]

 What is address sequencing? Explain the selection of address for control memory with its block diagram.

- 5. Explain the Arithmetic pipeline and instruction pipeline with example:
- 6. Draw the flowchart for floating point Division.
- 7. Design a booth multiplication algorithm hardware. Multiply 5 and -6 using booth multiplication algorithm. [4+4]
- 8. Explain cache organization. Explain the cache mapping techniques with example. [4+6]
- 9. Highlight the role of I/O interface in a computer system. Describe the drawbacks of programmed I/O and interrupt driven I/O and explain how DMA overcomes their drawbacks.[4+6]
- 10. How can multiprocessor be classified according to their memory organization? Explain. [4]

37 TRIBHUVAN UNIVERSITY INSTITUTE OF ENGINEERING Examination Control Division 2071 Shawan

Exam.	ENGINE FOR	4066-Salater	Barah)
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	Π/Ι	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT603) Candidates are required to give their answers in their own words as far as practicable. Attempt All questions. The figures in the margin indicate Full Marks. Assume suitable data if necessary. What do you understand by Bus Interconnection? What are the driving factors behind the need to design for performance? [2+4]2. Explain Instruction Format with its types? Illustrate the code to evaluate to evaluate: $Y = (A+B)^{\dagger} (C+D)$ using three address, two address, one address and zero address instruction formats. [2+6] Describe the instruction cycle state diagram? Design a 2-Bit ALU that can 3. [3÷3] perform addition, AND, OR operations. 4 Explain the organization of a control memory. Discuss the microinstruction format with the help of a suitable example. [4+6] 5. Discuss about parallel processing? How parallel processing can be achieved in pipelining, explain it with time-space diagram for four segments pipeline [4+6] having six tasks. Write down the detail algorithm of Booth Multiplication. Illustrate the 6. [5+5] multiplication of (9) and (-3) using 2's complement method. 7. What is Memory Hierarchy and why it is formed in computer system? Explain the Direct cache memory mapping technique using organization diagram and appropriate example. [2+6] 8. What are the functions of I/O Module? What is the purpose of priority interrupt; explain priority interrupt types with key characteristics. [3÷7] 9. [4x3] Differentiate the following RISC and CISC 2. Restoring and Non-Restoring Division b. -Crossbar Switch and Multistage Switching Network

. .

124

36 TRIBHUVAN UNIVERSITY INSTITUTE OF ENGINEERING Examination Control Division 2071 Chaitra

Exam.		Regular	
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.
•			

Subject: - Computer Organization Architecture (CT603)

 \checkmark Candidates are required to give their answers in their own words as far as practicable.

- ✓ Attempt <u>All</u> questions.
- ✓ The figures in the margin indicate *Full Marks*.

✓ Assume suitable data if necessary.

What are the major differences between computer architecture and computer organization? What does the width of data bus and address bus represent in a system? Why is bus hierarchy required? [2+2+2]Explain the general organization of register in CPU. Describe the operation of LD (load) instruction under various addressing modes with syntax. [6+4] What are the different types of instructions? How can you perform $X = (A+B) \times (C+D)$ operation by using zero, one, two and three address instruction format. Assume A, B, C, D, X are memory address. [3+5] What is address sequencing? Explain the selection of address for control memory with its [3+7] block diagram. 5.) Explain the Arithmetic pipeline and instruction pipeline with example. [10] Draw the flowchart for floating point Division. [4] Design a booth multiplication algorithm bardware. Multiply 5 and -6 using booth multiplication algorithm. [4+4] 8. Explain cache organization. Explain the cache mapping techniques with example. [4+6] 9. Highlight the role of I/O interface in a computer system. Describe the drawbacks of programmed I/O and interrupt driven I/O and explain how DMA overcomes their drawbacks.[4+6] 10 How can multiprocessor be classified according to their memory organization? Explain. [4]

37 TRIBHUVAN UNIVERSITY	Exam.	New Back (2	066 & Later	Batch)
INSTITUTE OF ENGINEERING	Level ·	BE	Full Marks	80
Examination Control Division	Programme	BEX, BCT	Pass Marks	32
2070 Ashad	Year / Part	III / I	Time	3 hrs.

- \checkmark Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt <u>All</u> questions.
 ✓ The figures in the margin indicate <u>Full Marks</u>.
 ✓ Assume suitable data if necessary.

1.	What is performance balance and why is it required? Explain different elements of bus design.	[6]
2.	Define the addressing mode and explain the different types of addressing modes with example.	[10]
3.	What are the stages of ALU design? Explain with the example of 2-bit ALU performing addition, subtraction, OR and XOR.	[8]
4.	What are the differences between hardwired implementation and micro-programmed implementation of control unit? Explain with steps involved when you are designing micro-program control unit.	[4+6]
5.	What is instruction hazard in pipeline? What is the four segment instruction pipeline? Explain with example.	[2+8]
6.	How division operation can be performed? Explain with its hardware implementation.	[10]
7.	Draw a flowchart of floating point subtraction.	[4]
8.	What are the major differences between different cache mapping techniques? Suppose main memory has 32 blocks and Cache memory has 8 blocks when 10 blocks of main memory are used, show how mapping is performed in direct mapping technique.	[6+2]
9.	Differentiate between programmed I/O, interrupt-driven I/O and direct memory access (DMA).	[10]
10.	Explain the interprocessor synchronization with example.	[4]

36 TRIBHUVAN UNIVERSITY	Exam.		Regular	i i i i i i i i i i i i i i i i i i i
INSTITUTE OF ENGINEERING	Level	BE	Full Marks	80
Examination Control Division	Programme	BEX, BCT	Pass Marks	32
2070 Chaitra	Year / Part	III / I	Time	3 hrs.

01 /10

- \checkmark Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt <u>All</u> questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1.	Explain the interconnection of CPU with Memory and I/O devices along with different operations over them.	[3+3]
2.	Write down the $Y = A/B+(C \times D) + F(H/G)$ equation in three address, two address, one address and zero address instruction.	[8]
3.	Mention the different types of addressing modes. Compare each of them with algorithm as well as advantages and disadvantages.	[10]
4.	Differentiate between hardwired and micro-programmed control unit. How does a sequencing logic work in micro-programmed control unit to execute a micro-program?	[4+6]
5.	Explain the arithmetic pipeline and instruction pipeline with example.	[10]
6.	Explain the non-restoring division along with its algorithm, flowchart and example.	[8]
7.	Explain the Booth algorithm and multiply $Y = 8 \times 9$ using Booth algorithms.	[6]
8.	Mention the characteristics of computer memory. Differentiate between associative mappings and set associative mapping with example.	[3+5]
9.	How does DMA overcome the problems of programmed I/O and interrupt-driven I/O techniques? Explain.	[5]
10.	Why IOP is use in I/O organization? Explain.	[5]
11.	Explain the characteristics of multiprocessors.	[4]

36 TRIBHUVAN UNIVERSITY INSTITUTE OF ENGINEERING **Examination Control Division** 2068 Chaitra

Exam.	Regular		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

1.

- \checkmark Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt <u>All</u> questions.
 ✓ The figures in the margin indicate <u>Full Marks</u>.
- ✓ Assume suitable data if necessary.

1.	Explain the functional view and four types of operations used in computer.	[6]
2.	What are most common fields in an instruction? How can you perform $X=(E+F)*(G+H)$ operation by using zero, one, two and three address instruction format. Assume that E, F, G, H and X are memory addresses.	[8]
3.	Define addressing mode. Explain different types of addressing modes with example.	[10]
4.	Explain various fields in micro-instruction format with neat and clean block diagram. Describe how address of control memory is selected.	[3+7]
5.	What are the hazards in instruction pipelining? How can they be resolved? Explain.	[10]
6.	Explain Booth algorithm. Use the Booth algorithm to multiply 23(multiplicand) by -21 (multiplier), where each number is represented using 6 bits.	[8]
7.	Explain floating point division algorithm.	[6]
8.	Explain cache read operation. What are the demerits of direct mapping technique used in cache design and describe in details any one of the mapping technique that solves these problems.	[8]
9.	Why input-output processor is needed in an input-output organization? Explain with block diagram.	[10]
10.	. Define the multiprocessor and its characteristics.	[4]

42 TRIBHUVAN UNIVERSITY INSTITUTE OF ENGINEERING Examination Control Division 2068 Baishakh

Exam.			
Level	BE	Full Marks	80
Programme	BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Architecture and Design

- \checkmark Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt <u>All</u> questions.
- The figures in the margin indicate <u>Full Marks</u>.
- ✓ Assume suitable data if necessary.
- 1. Write down the following equation in three addresses, two addresses, one address and zero address instruction. If necessary, use temporary location T to store intermediate result. Y = A + (B*C) + D. [8] 2. What are the different types of addressing modes? Compare each of them with algorithm as well as advantages and disadvantages. [8] 、[8] 3. Differentiate between restoring division and non restoring division with example. 4. What are the three types of control signals? Explain the key steps of hardware [3+7] implementation of control unit. 5. What do you mean by mapping process? Differentiate between direct, associative and set [2+8] associative mapping. [8] 6. Explain the key characteristics of computer memory systems. [6] 7. Explain the input/output interface with example. 8. Compare between program I/O, interrupt driven I/O and Direct Memory Access (DMA). [8] [6] 9. What are the steps to configure the plug and play device? Explain. [8] 10. What are the main goals of the plug and play BIOS specification? Explain.

42 TRIBHUVAN UNIVERSITY INSTITUTE OF ENGINEERING Examination Control Division 2067 Ashadh

Exam.		Regular/Back			
Level	BE	Full Marks	80		
Programme	BCT	Pass Marks	32		
Year / Part	III / I	Time	3 hrs.		

Subject: - Computer Architecture and Design

√ √ ·	Candidates are required to give their answers in their own words as far as practica <i>Attempt All questions</i> .	ole.
\checkmark	The figures in the margin indicate <u>Full Marks</u> . Assume suitable data if necessary.	
1.	Write down the $Y=AB+(F/G)+CD$ equation in three-address, two address, one address and zero address instruction. (8)
2.	What are the three types of data manipulation instructions used in computer? Explain. (8)
3.	Explain the Booth algorithm and its hardware implementation. Multiply the 6×7 using Booth algorithm. (4+4)
4.	What do you mean by address sequencing? Explain the address sequencing capabilities required in a control memory. (3+5))
5.	Why replacement algorithm is used when designing the cache? Explain with example.)
6.	Why cache management is necessary in mapping process? Differentiate between direct mapping address structure and associative mapping address structure. (2+0))
7.	What are the four types of I/O commands that an interface receive during the communication link between the processor and peripherals? Explain the I/O bu and interface modules. (4+4)	; ; })
8.	Mention the three possible configurations of DMA and compare them. (i) (
9.	Explain the PnP device configuration with example. (3	i)
10	. Define the terms. (4×2=3 a) ISA b) PnP Post ***	5)